It’s Time
for Retym
Our global team is growing!
Our team is growing quickly, with our headquarters in Silicon Valley, California and our design center in Tel Aviv, Israel.
We’re looking for candidates who thrive in a startup environment to make big contributions to a technology positioned to make a difference in data center infrastructure.
The Retym team is a passionate and cohesive group that is always collaborating as we work towards our mission. If you’re interested in joining us, please apply below.
VLSI DFT manager lead
About The Position
We are looking for a talented and experienced DFT Tech Lead.
As a DFT Tech Lead you will work closely with all other design teams – backend, vlsi, verification and analog, fully responsible for defining, implementing, and deploying advanced design-for-test (DFT) methodologies for highly complex digital and mixed-signal chips. You will define silicon test strategies, DFT/DFD architecture, and create DFT and Debug specifications for complex next generation SoCs.
Requirements
Minimum qualifications:
- 8+ Experience in DFT specification definition, architecture, insertion, and analysis in designs
- Experience in silicon bring-up, debug, and validation of DFT features on ATE, debugging ATPG patterns, Compressed ATPG patterns, MBIST, and JTAG-related issues
- Experience in fault modeling
Preferred qualifications:
- Master's degree in Electrical Engineering.
- Experience in IP integration (memories, Test controllers, TAP, MBIST).
- Experience using EDA Test tools like Design/Fusion Compiler, DFT Max, SpyGlass, Modus, Tessent, and TestKompress.
- Experience and understanding of ASIC DFT, synthesis, simulation and verification flow.
- Excellent attention to detail organizational, problem-solving, and communication skills.
Responsibilities:
- Create SoC DFT strategy and architecture (ATPG/DFT/MBIST)
- Work on hierarchical design
- Debug all Design Rule checks, apply design fixes to achieve high test quality
- Insert all DFT logic - boundary scan, scan chains, DFT Compression, Logic BIST, TAP controller, Clock Control block, and other DFT IP blocks.
- Insert and hook up MBIST logic.
- Define test plan for special analog IPs and implement.
- Document DFT architecture and test sequences, including boot-up sequence associated with test pins.
Apply for this position
System Engineer
We are looking for an excellent Algo system engineer that experience in the optical communication industry. Responsibilities cover all aspects: technical budgeting, noise, signals, operation
Embedded Software Engineer
For an exciting well-funded start-up, we are looking for an excellent Embedded SW Engineer We are building the product from scratch and looking for an
Algorithm Team Lead
We are looking for an Algo team leader who will run a full activity of advanced algorithm design in the area of coherent optical links.
Layout Design Engineer
Retym is looking for great layout engineers who will develop high end ADC/DAC in an advanced process for optical communication. Minimum Qualifications Experience of 3+
Analog Design Engineer
Retym is looking for the greatest analog engineers who will develop high end ADC/DAC in advanced process for optical communication. Minimum Qualifications Analog-Digital converters FIN
ASIC Architect Lead
Retym is seeking an ASIC Architect Lead for a fast-growing startup. Looking for a strong knowledgeable and experienced person in many aspects of the SoC design
